Introduction to VLSI Design

Wiring the source terminal of NMOS and GND node

GND - NMOS source connected

[click to the image to go back]

a production of


VLSI CAD Laboratory


Analog/Digital Microelectronics Group

Cadence is a trademark of Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134.
Please read this DISCLAIMER

Last Updated by Ilhan Hatirnaz on 10/31/1998