

Microcomputer Based System Design

Microcontroller : A small computer on a single integrated circuit consisting internally of a relatively simple CPU, clock, timers, I/O ports and memory. (Found in cellphones, MP3 players, TV remote)


(def'n from Wikipedia)
(Merriam Webster entry 1971)

Discrete components on single PCB $\rightarrow$ Microcomputer (eg, PC)

- * CPU: Part that carries out (i.e., executes) program instructions and controls peripheral devices.
- * Memory:
 - ① Holds program instructions
 - ② Stores and/or provides data generated and/or required by programs.
- * I/O Devices: Coordinate the flow of data into and/or out of the microcontroller.

CPU is composed of

- a control unit to sequence processing and decode program instructions
- an arithmetic/logic unit to carry out operations
- registers and accumulators
- an address buffer to hold the address of the next instruction (instr. pointer or prog. count)
- input/output buffers to hold data flowing to/from processor (cache, instr. queue)




Various architectures (all have

① μP

② Memory for data & instructions


③ I/O

②





Von Neumann

vs.



Harvard

Variations:



Modified Harvard: Program memory visible in data memory (as in PIC24)

Other examples of microcontrollers:

386EX

AMD Geode


SGS Thompson STPC

Analog Devices ADuC (8051, Arm)

TI MSP 430


Sequencing of Processor-Memory Interactions

- PROGRAM COUNTER holds address of next instruction to be executed
- The INSTRUCTION is fetched and decoded
- The decoded instruction is executed
- Execution might generate memory/I/O READ/WRITE
- PROGRAM COUNTER modified (normally +1, or + (instruction length) or JUMP)



i8088
Von Neumann


PIC24
Harvard





Pipelined Architecture

Ex PC = 0x007FA2

0100 0010 1000 0010 1000 0000



I/O Interface



MEMORY

- * Fixed response
- * Generic (identical cells)
- * Easy to interface

I/O



- * Interfaces to external device
- * NOT synchronized (events at any time)
- * More dedicated interfacing

Two synchronization schemes


- ① Polling (Periodic status checking)
- ② Interrupts

Other Features (not to be discussed)

- DMA (direct memory access)
- Cache



- * Another I/O Port Example (which requires a lot of additional circuitry)



Program memory: 256K or 87552 instructions (PIC24FJ256GB110 datasheet p11)

$$\downarrow$$

$$262656 \text{ bytes} = 256,5 \text{ kBytes}$$

87552 instructions $\rightarrow$ last instruction address is $87552 \times 2 - 1$ and $87552 \times 2 - 2$

$$87552 \times 2 - 2 = 175102 = 0x02ABFE$$

GOTO instr.	0x000000	} GOTO is a 2 instruction word long instruction
GOTO addr.	0x000002	
Interrupt Vector Table	0x000004	} $0xFE - 0x04 = 0xFA = 250$
	0x0000FE	
Reserved		$\rightarrow 250/2 = 125$ different interrupt sources possible (all of them not used)
Alternate Vector Table	0x000104	
	0x0001FE	
User Flash	0x000200	
	0x02ABFE	
	0x7FFFFFFE	
	0x800000	
Reserved		
Device Config	0xF80000	
	0xF8000E	
Reserved		
Device ID	0xFF0000	
	0xFFFFFE	

PC $\rightarrow$ 24 bits with LSB=0 (always)

Max. PC (without going into the reserved area) is: $0x800000 - 2$

$$\Rightarrow 0x400000 \text{ instructions} \Rightarrow 0x400000 \times 3 = 0xC00000 \text{ bytes} = 12582912 \text{ bytes}$$


$$= 12288 \text{ kBytes}$$

$$= 12 \text{ MBytes}$$

$\nearrow$
max. # of bytes the program memory can have.

Data Memory:


16384 bytes = 0x4000



CPU Registers

6

Working
Registers



p29 in the
PIC 24FJ256GB110 manual
(data sheet).

frame pointer (used with lmk ulmk, W15)
stack pointer




Stack pointer limit



PROGRAM COUNTER




Table Memory Page Addr.



Program Space Visibility Page Addr.



Repeat Loop counter



CPU STATUS

C: carry

Z: zero


OV: overflow → carry from #14 to #15
sign bit change

N: negative

RA: repeat loop active

IPL → interrupt priority level

DC → Half carry/borrow bit (DAW.B)



CPU Core Control

PSV program space visibility
enabled

Check DS 39703A Section 2, CPU.

DC → used in conjunction with the daw.b instruction:

Packed BCD addition:


$$\begin{array}{r}
 W0 = 0x0018 \\
 + W1 = 0x0009 \\
 \hline
 W2 = 0x0021 \quad \text{incorrect BCD (DC=1 after addition)} \\
 \text{daw.b } W2 \quad + 0x0006 \\
 \hline
 0x0027 \quad \text{correct BCD result}
 \end{array}$$

Also,

$$\begin{array}{r}
 W0 = 0x0012 \\
 + W1 = 0x0009 \\
 \hline
 W2 = 0x001B \quad DC=0 \quad \text{but DAW.B works! as } B > 9 \text{ invalid BCD} \\
 \text{daw.b } W2 \quad + 0x0006 \\
 \hline
 0x0021 \quad \text{correct BCD result}
 \end{array}$$


Stack Maintenance

$$\begin{aligned}
 W0 &= 0xCE18 \\
 W15 &= 0x08C4
 \end{aligned}$$



push W0 →
≡ mov W0, [W15++]

$$\begin{aligned}
 W0 &= 0xCE18 \\
 W15 &= 0x08C6
 \end{aligned}$$



pop W0 →
≡ mov [--W15], W0

1. CPU...pdf
p8

start:


```

btss PORTD, #6
bra start
mov PORTD, W0
mov #0x000F, W1
and W0, W1, W0
mov W0, PORTF
bra start
    
```

not to change other PORTF bits:

```

mov PORTF, W1
mov #0xFF0, W2
and W1, W2, W1
or W0, W1, W0
    
```



From now show

dsPIC Programmer's Reference

but before show one subcircuit specific manual such as

14.Timers ... pdf

with ① schematics
② Registers

Also emphasize bset T1CON, #TON
type of bit manipulation instructions.

Types of PIC24F Instructions

- ① Data Transfer → mov, (means "copy")
- ② Arithmetic/Logic → add, addc, and, asr, com, sl

push
pop

arithmetic shift right (preserves sign)
complement

logical → lsr

↑ shift left (logic = arithmetic)


Data Addressing Modes

(dsPIC Programmers guide, section 4.1)

	Address Range
① File Register	0x0000 - 0x1FFF (1st 8 kBytes)
Register Direct	0x0000 - 0x001F (Working register array W0:W15)
Register Indirect	0x0000 - 0xFFFF
Immediate	n/a


File Register → Near RAM 1st 8kByte (13 bit literal)

i) dec 0x1000



EXCEPTION mov instruction can get a 16 bit literal

↓ even
mov 0x27FE, W0



→ for other examples see manual

- ③ Branching
 - bra
 - btsc, btss
 - goto
 - ~~call~~

- ④ Control transfer
 - call
 - ~~return~~

- ⑤ Processor Control
 - reset
 - clrwdt

Arithmetic

add
addc

dec
dec2

div.s
div.u

inc
inc2

~~mul~~ ,

mul.s
mul.u

neg

sub
subb

Logic

and

asr arithmetic shift right

bclr } bit set/clear
bset }

cp } compare / compare with $\emptyset$
cp $\emptyset$ }

ior inclusive or

xor

① Data Transfer

dspIC33 Programmers Reference

11

* MOV {b} f, WREG f = 0: 0x1FFF (near data)

mov f, WREG f → W0

mov f f → f (STATUS affected)

* mov {b} WREG, f W0 → f

* mov f, Wn } f = 16 bit
mov Wn, f }

* mov litb, Wn

mov.b lit8, Wn

-2 - 0000 0010
1111 1101
+ 1
1111 1110
SL ↓
1111 1100 → -4
0000 0011
1
0000 0100

② → Examples from manual

SL p299

Sign is preserved.

Sign change indicates overflow. Hence no ASL or LSL

Example 1 sl.b 0x909

Data at 0x0908 : 0x 9439 → 0x 4839


10010100 → 0010 1000

Ex 2 0x4065 → 0x80CA

0100 0000 0110 0101 → 1000 0000 1100 1010

ASR p98

LSR p210



④ bra label → 16 bit argument moves by slit 16 +32768 +3767 p 105

(PC+2) + 2x slit 16 → PC
nop → instruction register

bra Wn → (PC+2) + 2xWn → PC

p 106

call Expr $\swarrow$ label $\rightarrow$ resolved to a 23 bit program address

Types
of
Instructions

(4)

Operation :

$(PC) + 4 \rightarrow PC$

$(PC < 15:0 >) \rightarrow TOS$

$(W15) + 2 \rightarrow W15$

$(PC < 23:16 >) \rightarrow TOS$

$(W15) + 2 \rightarrow W15$

$lit23 \rightarrow PC$

NOP $\rightarrow$ instruction register (23 bit literal won't be executed)

call Wn

$\rightarrow$ example on next page

$(PC) + 2 \rightarrow PC$

$(PC < 15:0 >) \rightarrow TOS$

$(W15) + 2 \rightarrow W15$

$(PC < 23:16 >) \rightarrow TOS$

$(W15) + 2 \rightarrow W15$

$0 \rightarrow PC < 22:16 >$


$(Wn < 15:0 >) \rightarrow PC < 15:1 >$

$\swarrow$ bit 0 ignored
(is always 0)


similarly bra $\rightarrow$ 1 instruction word
goto $\rightarrow$ 2 instruction word

bra C, label1 $\rightarrow$ suppose label1 is
located more than
32767 instruction
words away

bra NC, label-new
goto label1
label-new:





Level triggered D-latch (1 bit storage)




tri-state buffer

OE	In	Out
H	L	L
H	H	H
L	X	High-Z



≡



Bi-directional level triggered D-latch with output enable

DATA DATA ADDRESS
<15:8> <7:0>

WORD/BYTE


RD WR

BIT 7

BIT 1


BIT 0

(14)



EVEN
0x35E2

ODD
0x35E3



WRITE ADDR DATA WR

READ ADDR DATA RD

write ends
starts

data becomes valid


(14)

PORTB Register Map

TRISB 0x02C8
PORTB 0x02CA
LATB 0x02CC
ODCB 0x02CE

Document to open:

Section 12. I/O ports with Peripheral Pin Select (PPS)
(397Mb)





⚠ Emphasize difference between
bset PORTB, #2
and
bset LATB, #2
(consecutive writes to port bits may result in incorrect settings)

ODCA	0x02C6	0000	0010	1100	0110
TRISB	0x02C8	0000	0010	1100	1000
PORTB	0x02CA	0000	0010	1100	1010
LATB	0x02CC	0000	0010	1100	1100
ODCB	0x02CE	0000	0010	1100	1110
TRISC	0x02D0	0000	0010	1101	0000


Base address of PORT-B is 0x02C8

TRISB = BASEB + 0
PORTB = BASEB + 2
LATB = BASEB + 4
ODCB = BASEB + 6




ODC Open-Drain Control


$TRIS = \emptyset \rightarrow$ PORT-bit used as output



All of the above is equivalent to the following circuit:




Application: Wired-OR BUS



Advantages



- ① Wired-OR : OR function implemented without additional components.
- ② # of devices on BUS is flexible (simply tie the output of any additional device to BUS)
- ③ Supply voltage might be different for individual bus members (but requires HV compliant inputs)
- ④ Mixed IC technology



EXAMPLES


- ① I²C (Inter-IC) bus
- ② CAN bus (automotive)

Interrupt Scheme




Priority: - Fixed
- Rotating
- Move served device to bottom of list.

Wired-OR



②



Interrupt Set-up

- On Port :
- ① Set a proper value for interrupt priority
 - ③ Enable port interrupt by setting the ENABLE bit
 - ② Clear the interrupt status flag bit

In your program

- ① Declare the ISR name as global ← check the appropriate .gld file for names
- ② Set up the ISR

or
Page 160 of the
MPLAB Assembler Users Guide

In the ISR

- ① push used registers
- ② do necessary action
- ③ clear the interrupt status flag bit (otherwise the interrupt source is blocked)
- ④ pop registers
- ⑤ execute "retfie"

When interrupt arrives

- ① Current instruction's execution is finished
- ② Priorities are checked
- ③ PC and bits of SR pushed
- ④ PC ← address at IVT (or AIVT)

When "retfie" executed

- ① PC ← PC from stack
- ② SR ← SR from stack