Now that our transistors are placed and connected, we will have to add Power and Ground rails. Usually a layout consists of a large number of cells, all of which need power and ground connections. Therefore it is common to design cells such that they will have one continous, wide power and ground connection when placed side by side.
Our Signal Flow Graph suggests horizontal power and ground lines in Metal-1.
1. Draw the Power Rail in Metal-1 above the PMOS
2. Draw the Ground Rail in Metal-1 below the NMOS
Make sure to connect the Power Rail and the Ground rail to the source contact of the PMOS and to that of NMOS, respectively.
a production of
Cadence is a trademark of Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134.
Please read this DISCLAIMER