Cadence Tutorial

return to DRC
page


Via-1

Minimum overlap by Metal-1


example

return to DRC
page


a production of


VLSI CAD Laboratory


Analog/Digital Microelectronics Group

Cadence is a trademark of Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134.
Please read this DISCLAIMER

KGF 11/8/1998