Introduction to VLSI Design

Previous step Next step Layout tutorial index Flow diagram


Example: CMOS Inverter Layout

N-Substrate Contact


The PMOS transistor was placed within the n-well, this well also has to be biased with the VDD potential. THis will be done with an n-type substrate contact.

We can follow the same steps that we did for the p substrate contact, but we will try to introduce another method. Almost all of the interlayer connections are already available as instances in your design library. We used the metal-poly contact instance while connecting the input. Similar instances also exist for the substrate connections.

1. From the menu Create select option Instance
( Create --> Instance )

Click to enlarge

This will pop-up the instance options menu.

Click to enlarge

You'll have to provide a cell name and library here. It may be the case that you already know the cell name and cell view, but in this case it is better to Browse in your library to find the appropriate cell.

This is essentially the same library browser that you access when you start Cadence Design Tools. It lets you choose the library, cell and cell view, your selection will be transferred to the Instance options menu.

Click to enlarge

The N-substrate contact is named NTAP, and only has a symbolic view.

2. Move the instance to the desired location.

Once you have selected the instance, the cursor will show a ghost image representing the instance, and you'll be able to move the instance to the desired location:

Click to enlarge

3. Place the instance.

Once satisfied, you can click to place the instance. You'll remain in the instance mode after you have placed the instance, press "ESC" to go back to selection mode again. Note that in this example, the n-well contact has been placed right on top of the n-well boundary, which will obviously generate a rul eviolation. the n-well is simply not wide enough to accomodate both the PMOS transistor and rge contact. This will have to be dealt with in the next step.

Click to enlarge

4. Make the power connection.

The instance will not automatically connect itself to the power supply rail. This connection has to be made by either a Metal-1 rectangle or path.

Click to enlarge



Previous step Next step Layout tutorial index Flow diagram


a production of


VLSI CAD Laboratory


Analog/Digital Microelectronics Group

Cadence is a trademark of Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134.
Please read this DISCLAIMER

Last Updated by Ilhan Hatirnaz on 11/7/1998